Semiconductor Workshop: RISC-V: Understanding Computer Architecture, 13 December | Event in Santa Clara, California

Semiconductor Workshop: RISC-V: Understanding Computer Architecture

UCSC Silicon Valley Extension

Highlights

Sat, 13 Dec, 2025 at 05:00 pm

3 hours

Online event

Advertisement

Date & Location

Sat, 13 Dec, 2025 at 05:00 pm to 08:00 pm (GMT+00:00)

Online event

3175 Bowers Ave, Santa Clara, CA 95054-3225, United States, Santa Clara, California

About the event

Semiconductor Workshop: RISC-V: Understanding Computer Architecture
Semiconductor Design and Innovation Workshop Series

This half-day workshop introduces you to a commercial RISC-V system, covering theory, architecture, and technical aspects of the RISC-V ISA. As an open-source, extensible ISA, RISC-V is shaping the future of computing.

Instructor Abhay Singh, a Silicon Operations and Partnerships manager at Google, will guide you through the material and share its real-world implications.

This event is taught in person at the UC Santa Cruz Silicon Valley Campus in Santa Clara and online. Students who attend in person are required to bring laptops for class exercises.

Learning Outcomes
• Describe and discuss the architecture of RISC-V processors, their fundamental components, and how they compare to other instruction set architectures in modern computing systems.

• Identify critical hardware and software components within a RISC-V system-on-chip design, including memory interfaces, peripherals, and the toolchain required for development.

• Demonstrate an ability to properly and effectively design, implement, and debug custom RISC-V-based systems and understanding of the RISC-V industry trend.

Topics
• The nature, history, and ongoing practices of RISC-V as a technology, and about RISC-V international organization
• RISC-V Architecture and Components
• Analyzing and modifying the RISC-V-core and memory hierarchy

Organizer
This event is organized by the Silicon Chip Design and Semiconductor Engineering certificate program at UCSC Silicon Valley Extension.

Enroll now: https://www.ucsc-extension.edu/events/semiconductor-design-and-innovation-workshop-series-risc-v-understanding-computer-architecture


You may also like the following events from UCSC Silicon Valley Extension:

Also check out other Workshops in Wheeling.

interested
Stay in the loop for updates and never miss a thing. Are you interested?
Yes
No

Ticket Info

To stay informed about ticket information or to know if tickets are not required, click the 'Notify me' button below.

Advertisement

Nearby Hotels

Online event, 3175 Bowers Ave, Santa Clara, CA 95054-3225, United States, Santa Clara, California
Get updates and reminders
Ask AI if this event suits you

Host Details

UCSC Silicon Valley Extension

UCSC Silicon Valley Extension

Are you the host? Claim Event

Advertisement
Semiconductor Workshop: RISC-V: Understanding Computer Architecture, 13 December | Event in Santa Clara, California
Semiconductor Workshop: RISC-V: Understanding Computer Architecture
Sat, 13 Dec, 2025 at 05:00 pm